Get your free personalized podcast brief

We scan new podcasts and send you the top 5 insights daily.

For the next few years, the primary constraint on memory production is not a shortage of manufacturing equipment. Rather, it's the physical lack of clean room space. Memory companies, burned by years of low margins, failed to build new fabs, which have a two-year construction lead time.

Related Insights

The demand for HBM memory for AI is causing a global shortage because of a ~4:1 manufacturing trade-off: each bit of HBM produced consumes capacity that could have made four bits of standard DRAM. This supply crunch will raise prices for all electronics, from phones to PCs.

Unlike past cycles driven solely by new demand (e.g., mobile phones), the current AI memory super cycle is different. The new demand driver, HBM, actively constrains the supply of traditional DRAM by competing for the same limited wafer capacity, intensifying and prolonging the shortage.

The primary bottleneck for increasing DRAM supply is a "clean room constraint"—a physical shortage of space in existing fabs to install new manufacturing equipment. This limitation means that even with massive investment, significant new wafer capacity is unlikely to come online meaningfully before 2028.

The AI industry's growth constraint is a swinging pendulum. While power and data center space are the current bottlenecks (2024-25), the energy supply chain is diverse. By 2027, the bottleneck will revert to semiconductor manufacturing, as leading-edge fab capacity (e.g., TSMC, HBM memory) is highly concentrated and takes years to expand.

While energy supply is a concern, the primary constraint for the AI buildout may be semiconductor fabrication. TSMC, the leading manufacturer, is hesitant to build new fabs to meet the massive demand from hyperscalers, creating a significant bottleneck that could slow down the entire industry.

With new factory capacity years away, the only immediate lever for increasing DRAM supply is "node migration." This involves shifting production to more advanced manufacturing processes (like 1B and 1C) that can produce more memory bits per silicon wafer. The speed of this migration is the critical factor for easing supply.

The primary constraint on AI scaling isn't just semiconductor fabrication capacity. It's a series of dependent bottlenecks, from TSMC's fabs to the limited number of EUV machines from ASML, and even further down to ASML's own specialized suppliers for components like lenses and glass.

The immense capital expense of modern semiconductor fabs requires near-total utilization to be profitable. This makes the integrated device manufacturing (IDM) model, where a company like Intel designs and builds its own chips, financially precarious if its own products cannot fill the fab's capacity.

Despite record capital spending, TSMC's new facilities won't alleviate current AI chip supply constraints. This massive investment is for future demand (2027-2028 and beyond), forcing the company to optimize existing factories for short-term needs, highlighting the industry's long lead times.

Today's DRAM shortage stems from the post-COVID downturn. Expecting weak demand, memory producers became conservative with capital expenditures and didn't expand capacity. This left the industry unprepared for the sudden, explosive demand for memory driven by the AI boom.