Get your free personalized podcast brief

We scan new podcasts and send you the top 5 insights daily.

With transistors shrinking to the atomic level (1 nanometer), the decades-long strategy of simply making them smaller to improve performance is ending. IMEC, a leading chip R&D hub, explains that future hardware advancements will require fundamentally new and more inventive approaches beyond traditional scaling.

Related Insights

Jensen Huang emphasizes that Moore's Law is dead as a primary performance driver. The 50x gain from Hopper to Blackwell came overwhelmingly from architecture and computer science breakthroughs, with raw transistor improvements providing only marginal benefit.

Huawei is shifting from shrinking transistors (Moore's Law) to optimizing data flow via advanced chip stacking and interconnects. This "tau scaling law" is an innovative workaround to physical limits, aiming to create competitive AI compute power without access to the most advanced manufacturing processes.

As Moore's Law slows, the path forward isn't just smaller silicon transistors. Tan is investing in new materials like gallium nitride, silicon carbide, glass substrates, and even artificial diamonds to solve bottlenecks in advanced packaging and insulation, fundamentally changing chip architecture.

The next wave of AI silicon may pivot from today's compute-heavy architectures to memory-centric ones optimized for inference. This fundamental shift would allow high-performance chips to be produced on older, more accessible 7-14nm manufacturing nodes, disrupting the current dependency on cutting-edge fabs.

The core architectural bet for Cerebras was that incremental improvements on an existing design (like a GPU) yield minimal gains because the incumbent has already optimized it. To achieve a step-change in performance, a fundamentally different approach is required, leading them to their massive, wafer-scale chip design.

Investor Shaun Maguire posits that the hardware industry is moving beyond the silicon-centric scaling of Moore's Law. The next wave of innovation will branch into entirely new "tech trees" such as humanoid robotics, silicon photonics, and orbital data centers, creating decades of new progress and distinct from semiconductor advancements.

For two decades, silicon chips have been thermally constrained to a power density of about 1 watt per square millimeter. New R&D efforts are finally overcoming this barrier, which could lead to smaller, more powerful chips, despite significant thermal and electrical engineering challenges.

The current 2-3 year chip design cycle is a major bottleneck for AI progress, as hardware is always chasing outdated software needs. By using AI to slash this timeline, companies can enable a massive expansion of custom chips, optimizing performance for many at-scale software workloads.

Cerebras CEO Andrew Feldman claims that new AI chip architectures are breaking from the traditional 18-month doubling cycle of Moore's Law. Unlike mature GPU designs that rely on smaller manufacturing nodes for gains, new architectures have significant room for optimization, promising performance improvements far greater than 2x in the next cycle.

AI is fundamentally transforming semiconductor design, reducing verification stages from months to days. This will enable a flood of new, specialized chip designs from startups, collapsing the tribal knowledge moats of incumbents and bursting the narrative of a perpetual semiconductor super-cycle.